Difference between revisions of "Labs:HPC rackleft"

From Define Wiki
Jump to navigation Jump to search
 
(9 intermediate revisions by the same user not shown)
Line 1: Line 1:
 +
==Left Rack==
 
<center>
 
<center>
−
 
−
 
 
{| class="wikitable" cellpadding=5 style="border:1px; width:50%; background: white"
 
{| class="wikitable" cellpadding=5 style="border:1px; width:50%; background: white"
 
! height="25pt" style="background: white" | || colspan="2" height="25pt"| Left 42U Rack || Info:
 
! height="25pt" style="background: white" | || colspan="2" height="25pt"| Left 42U Rack || Info:
Line 9: Line 8:
 
!  height="25pt" | 41 || colspan="2" | Mellanox 10Gb Switch
 
!  height="25pt" | 41 || colspan="2" | Mellanox 10Gb Switch
 
|-
 
|-
−
!  height="25pt" | 40 || colspan="2" | ||
+
!  height="25pt" | 40 || colspan="2" | [[1U_Twin_1_3 | 1U Twin 3]] || 1st sys - My Head node
 
|-
 
|-
−
!  height="25pt" | 39 || colspan="2" | ||
+
!  height="25pt" | 39 || colspan="2" | [[1U_Twin_1_2 | 1U Twin 2]] || Node A and B connected to the Head node above
 
|-
 
|-
−
!  height="25pt" | 38 || colspan="2" | ||
+
!  height="25pt" | 38 || colspan="2" | [[1U_Twin_1_1 | 1U Twin 1]] || Play sys Living
 
|-
 
|-
−
!  height="25pt" | 37 || colspan="2" | ||
+
!  height="25pt" | 37 || colspan="2" | [[1U_GPU_1_5 | 1U GPU SYS 5]] || Not in use
 
|-
 
|-
−
!  height="25pt" | 36 || colspan="2" | ||
+
!  height="25pt" | 36 || colspan="2" style="background:White;"|  
 
|-
 
|-
−
!  height="25pt" | 35 || colspan="2" | ||
+
!  height="25pt" | 35 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 34 || colspan="2" | ||
+
!  height="25pt" | 34 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 33 || colspan="2" | ||
+
!  height="25pt" | 33 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 32 || colspan="2" | ||
+
!  height="25pt" | 32 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 31 || colspan="2" | ||
+
!  height="25pt" | 31 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 30 || colspan="2" | ||
+
!  height="25pt" | 30 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 29 || colspan="2" | ||
+
!  height="25pt" | 29 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 28 || colspan="2" | ||
+
!  height="25pt" | 28 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 27 || colspan="2" | ||
+
!  height="25pt" | 27 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 26 || colspan="2" | ||
+
!  height="25pt" | 26 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 25 || colspan="2" | ||
+
!  height="25pt" | 25 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 24 || colspan="2" | ||
+
!  height="25pt" | 24 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 23 || colspan="2" | ||
+
!  height="25pt" | 23 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 22 || colspan="2" | ||
+
!  height="25pt" | 22 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 21 || colspan="2" | ||
+
!  height="25pt" | 21 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 20 || colspan="2" | ||
+
!  height="25pt" | 20 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 19 || colspan="2" | ||
+
!  height="25pt" | 19 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 18 || colspan="2" | ||
+
!  height="25pt" | 18 || colspan="2" | [[1U_GPU_1_6 | 1U GPU SYS P100]] || Connected to Teuto’s sys
 
|-
 
|-
−
!  height="25pt" | 17 || colspan="2" | ||
+
!  height="25pt" | 17 || colspan="2" rowspan=2 style="background:Silver;" | [[X8_QUAD_1| X8 QUAD 1]] || rowspan=2 style="background:White;" | Teuto’s sys
 
|-
 
|-
−
!  height="25pt" | 16 || colspan="2" | ||
+
!  height="25pt" | 16  
 
|-
 
|-
−
!  height="25pt" | 15 || colspan="2" | ||  
+
!  height="25pt" | 15 || colspan="2" rowspan=2 style="background:Silver;" | [[2U_GPU_SYS_1 | 2U GPU SYS 1]] || rowspan=2 style="background:White;" | Not in use
 
|-
 
|-
−
!  height="25pt" | 14 || colspan="2" | ||
+
!  height="25pt" | 14  
 
|-
 
|-
−
!  height="25pt" | 13 || colspan="2" | ||
+
!  height="25pt" | 13 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 12 || colspan="2" | ||
+
!  height="25pt" | 12 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 11 || colspan="2" | ||
+
!  height="25pt" | 11 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 10 || colspan="2" | ||
+
!  height="25pt" | 10 || colspan="2" style="background:White;"|
 
|-
 
|-
−
!  height="25pt" | 9  || colspan="2" | ||
+
!  height="25pt" | 9  || colspan="2" style="background:White;"|  
 
|-
 
|-
−
!  height="25pt" | 8  || colspan="2" | [[1U_GPU_4 | 1U GPU SYS 4]] ||
+
!  height="25pt" | 8  || colspan="2" | [[1U_GPU_1_4 | 1U GPU SYS 4]] || style="background:White;" | not in use
 
|-
 
|-
−
!  height="25pt" | 7  || colspan="2" | [[1U_GPU_3 | 1U GPU SYS 3]] ||
+
!  height="25pt" | 7  || colspan="2" | [[1U_GPU_1_3 | 1U GPU SYS 3]] || style="background:White;" | not in use
 
|-
 
|-
−
!  height="25pt" | 6  || colspan="2" | [[1U_GPU_2 | 1U GPU SYS 2]] ||
+
!  height="25pt" | 6  || colspan="2" | [[1U_GPU_1_2 | 1U GPU SYS 2]] || style="background:White;" | not in use
 
|-
 
|-
−
!  height="25pt" | 5  || colspan="2" | [[1U_GPU_1 | 1U GPU SYS 1]] ||
+
!  height="25pt" | 5  || colspan="2" | [[1U_GPU_1_1 | 1U GPU SYS 1]] || style="background:White;" | not in use
−
|-
+
|-  
−
!  height="25pt" | 4  || colspan="2" rowspan=4 style="background:Silver;" | [[8 Way GPU | 8 Way GPU]] || rowspan=4 | Setup for MO
+
!  height="25pt" | 4  || colspan="2" rowspan=4 style="background:Silver;" | [[8_Way_GPU_1_1 | 8 Way GPU]] || rowspan=4 style="background:White;" |Setup for MO
 
|-
 
|-
 
!  height="25pt" | 3  
 
!  height="25pt" | 3  

Latest revision as of 10:52, 25 April 2017

Left Rack

Left 42U Rack Info:
42 Ethernet Switch
41 Mellanox 10Gb Switch
40 1U Twin 3 1st sys - My Head node
39 1U Twin 2 Node A and B connected to the Head node above
38 1U Twin 1 Play sys Living
37 1U GPU SYS 5 Not in use
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18 1U GPU SYS P100 Connected to Teuto’s sys
17 X8 QUAD 1 Teuto’s sys
16
15 2U GPU SYS 1 Not in use
14
13
12
11
10
9
8 1U GPU SYS 4 not in use
7 1U GPU SYS 3 not in use
6 1U GPU SYS 2 not in use
5 1U GPU SYS 1 not in use
4 8 Way GPU Setup for MO
3
2
1
Retrieved from "http://wiki.define-technology.com/mediawiki-1.35.0/index.php?title=Labs:HPC_rackleft&oldid=23541"